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Background
➢ DRAM accesses are costly, especially 
in multicore systems.
➢Future CMPs will run a mixed load of 
workloads/threads.
➢Destructive interference at memory 
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Results
Proposal
➢ Rather then time, focus on access 
patterns.
➢ Access patterns are predictable, a 
predictor can accurately predict the number 
of accesses for which the row-buffer be kept 
open.
➢ In any case, can't do worse than a static 
policy.
Motivation
➢ DRAM row-buffer hits are least 
expensive, row-conflicts are most.
➢ Randomized memory access patterns 
render traditional row-buffer management 
policies useless.
➢ Most commercial CMPs have no buffer 
management policies implemented [1]. 
➢ Timer based policies [2,3] are too 
coarse-grained to be effective.
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Throughput Comparison, 8 Core CMP
ABP Accuracy, 8 Core CMP
Overheads
➢ History table is 2048 entry/4 way cache, 20 KB of total 
storage.
➢1 cycle access latency, 1.39 pJ per access.
➢ NOT on the critical path.
 
